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AbstracI -Wafer Bin Maps (WBMs) are important for yield 
improvement to trace root causes. The characteristic of 
WBMs patterns are formed by processes, so process 
engineers can collect clues from the patterns and correlate 
them with speciJic processes. and this can save much time 
and eforts in finding the root causes. However, the existing 
learning algorithms have the main shortage of product 
dependency. For this reason, this work adopted a 
supervised learning methodology to develop an on-line 
WBMs pattern recognition system that maps WBMs into 
70x70 binary images to salve this issue. Furthermore, this 
work also proposed a learning scheme to recognize 
repeating failures that are usually viewed as random 
pattern in the existing approaches. 
INTRODUCTION 
High yield is one of the most important core 
competences in the modern IC fabrication industries. Every 
semiconductor manufacturing company pays efforts on 
reducing variations and improving yield by monitoring and 
controlling the processes (Mirza et al. 1995)[2]. Wafer 
circuit probing(CP) is a functional testing after 
manufacturing processes. Every die will be categorized into 
one bin code after probing test. The output results of CP are 
so-called wafer bin maps(WUMs) and are important for 
yield improvement. Yield loss mechanism was proposed to 
identity the different sources of yield loss (Stamenkovic et 
al. 1996)[7]. This mechanism prioritized the improvement 
actions for engineers. Spatial patterns of WBMs are typical 
sources of systematic yield losses and this work will focus 
on reducing this kind of yield loss. The spatial patterns of 
WBMs are important hints for yield improvement, that’s 
the reason why it is very important to quickly, efficiently 
and automatically detect critical pattems in practical 
applications. 
The techniques of the existing approaches to detect 
WBMs patterns can be classified into two categories, i.e., 
statistical methods and machine learning methods. 
Statistical Methods 
Kaempf(l995)[1] presented a statistical-based method 
to analyze the WBMs cluster pattern in two-dimensional 
space. Similar approach adopted a binomial test by 
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Kaempf(1995)[ 11 to determine the dies spatial distributions 
on WUMs. Mriza et al. (1995)[2] divided patterns into 
gross and local types to proposed ways to distinguish these 
two types. Gross failure type is a systematic type that 
means large amounts of dies are failed and may be caused 
by process or equipments variations. Local failure type is a 
random type that means few dies are failed and may be 
caused by in-line random particles. They applied 
GibbsMarkov random field model to develop a test 
methodology, which can distinguish gross and local failures 
on WBMs. Friedman et al. (1997)[3] presented a two-stage 
spatial signature analysis method. In the first stage, defect 
images (goodhad, whiteiblack, 0/1) are applied with 
morphological operation by 3x3 or 5x5 neighborhoods to 
smoothen the image. Then a threshold value must be 
determined for the spatial test model. The main limitation 
of statistical methods is that they can only detect whether 
there exists systematic patterns or not. They lack the 
capability to identify the detailed pattern type. This solution 
cannot provide more useful information for advanced root 
cause finding. 
Machine Learning Methods 
Lin(1998)[4] applied supervised neural network 
architecture to recognize systematic patterns. The main 
limitation of his research is that it is not capable of 
detecting repeating failure pattern that may be caused by 
lithography process or tester. Liu, et. al., (2002)[5] applied 
unsupervised neural network ART1 learning scheme to 
classify the pattems and if no similar patterns exist, a new 
pattern will be generated. A similar approach presented by 
Chien(2002)[6], which used Odds Ratio test to detect if 
there exists a systematic pattern, then applied ART1 to 
classify the patterns. In practical use in foundry 
fabrications, those approaches will encounter two problems. 
The first one is that there usually exist few critical patterns, 
too many derived-patterns could make engineers confused. 
The second one is the proposed training algorithm is 
product-dependent and therefore is hard to be implemented 
because there are too many products in foundry FABs. This 
work intends to develop an intelligent learning framework 
for WBMs pattern recognition to solve the limitations of the 
above methods. The proposed framework can detect four 
critical patterns, i.e., center failure, edge failure, local 
failure and repeating failure (see figure 1). These four 
pattems have critical impact on LOGIC product yield. 
Figure 1 Typical failure patterns of wafer bin maps 
Training 
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METHODOLOGY 
Spatial analysis of WBMs is important to yield 
enhancement. Figure 2 shows that the WBMs pattern 
recognition system developed in this work is a subsystem of 
Engineering Data Analysis System (EDAS) and it 
generates useful information for advanced correlation 
analysis to find the root causes. Figure 3 shows the WBMs 
pattern recognition architecture. Specific patterned samples 
are selected as the inputs of sample generator, which will 
divide, selected samples into training samples and testing 
samples. Then WBMs preprocess will transform WBMs 
into binary images for features extraction. 
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Figure 2 EDAS architecture 
The research structure consists of four parts: critical 
patterns definition, data normalization, features extraction, 
models training and verification. They are described as 
follows: 
Critical patterns definition 
There might exist a lot of pattern types on WBMs, but only 
few types are critical that have major impact on yield. After 
collecting and summarizing the information from engineers, 
four major pattern types as depicted in figure 1 were 
defined. The first one is the center failure that might be 
caused by etching or CMP processes. The second is the 
edge failure that might be caused by etching process. The 
third is local failure that might be derived from process or 
Figure 4 Transforming wafer bin map into binary image 
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Figure 5 Morphological operations on binary images 
Features extraction 
Features extraction could determine the performance of a 
learning neural network. It is therefore very important to 
select the features carefully. This work selected 4900 binary 
values of derived WBMs binary images as inputs of the 
neural network. But this feature is suitable for most failure 
patterns, except the repeating failure. Therefore, we chose 
two other features for repeating failure. The first one is row 
and column sum as shown in figure 6. The second is the 
reticle row size. reticle column size. 
Xi; ith row, j t h  column element of map 
Ri: sum of ith row 
C,: sum ofjth column 
Figure 6 Row sum and column sum of WBMs 
Models !raining 
After the preprocess step of data normalization and features 
extraction, a supervised neural network was selected as the 
learning model. For center failure, edge failure and local 
failure, the 4900 binary values of binary image were 
selected as inputs of the learning model. And the output 
was a 4x1 vector. Figure 7 shows the proposed feed- 
forward neural network learning model for center failure, 
edge failure and local failure. It is a three-layer tan-sigmoid 
tan-sigmoid/log-sigmoid network and needs 4900 inputs 
and 4 neurons in its output layer to recognize the patterns. 
The log-sigmoid transfer function was adopted because its 
output range is ideal for learning to output Boolean values. 
Repeating failures are almost derived from lithography 
process and probe testing equipment and it cannot be 
recognized by image input directly, so we chose other two 
features for learning. Figure 8 shows the feed-forward 
neural network learning model to detect repeating failures. 
It needs 100 inputs and 2 neurons in its output layer to 
recognize if there exist repeating failures or not. 
Verijication 
The last step is to verify the performance of the supervised 
neural network. There are two basic indexes, i.e., 
recognition hit rate and recognition speed. 260 test samples 
(7 products) were used to test the hit rate of leamed neural 
network. The overall performance will be discussed in the 
next section. 
.,. . 
Figure 7 Neural network model I (modeled by MATL.AB[IO]') 
bPa Hidden Layer outpla Layer 
Figure 8 Model for repeating failure (modeled by MATLAB[lO]) 
EXPERIMENTS AND RESULTS 
Figure 9(a) shows the slope learning curve for repeating 
failures and figure 9(b) is the outputs of the neural network. 
Repeating failures can be recognized from the outputs 
easily. Figure 10 shows that the random-distributed map is 
recognized as repeating failure and metal one photo process 
is the root cause after verification. Table 1 shows the 
experiments results. Very low hit rate for repeating failure 
of network I because repeating failure pattem might be 
filtered out in morphological operation stage. After adding 
two other features of repeating failures, the hit rate can raise 
up to 98%. Features selection is very important and wrong 
features might lead to very poor results. This prototype 
shows that the extracted features can solve product- 
dependent issues and keep high hit rate. 
Figure 9 Sample results for repeating failure model 
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1 1 1  2 1  3 
1 I 58.95% I 0.005 [ 52.08% 
~ 
2 I 51 55% I 4842% I 47 37% 
3 I 60W% I 5579% I 5326% 
(a) Fails seem diStribbUied randomly wlo reticle. 
(b) It shows zero yield in position (1.2) of recticle. 
Figure IO Repeating failure example 
Table 1. Experiment results 
CONCLUSIONS 
Wafer Bin Maps (WBMs) are important for yield 
improvement to trace root causes. The characteristics of 
WBMs patterns are formed by processes, so process 
engineers can collect clues from the patterns and correlate 
them with specific processes. Tremendous amount of time 
and efforts in finding the root causes can therefore he 
saved. This work adopted a supervised learning 
methodology to develop an on-line WBMs pattem 
recognition system, which maps WBMs into 70x70 binary 
images to solve product dependent and too many derived 
patterns issues of unsupervised learning. A supervised 
WBMs pattern recognition framework is presented to 
improve the limitations. It can also detect repeating failures 
that are usually viewed as random patterns in the existing 
approaches. After evaluation and verification, this prototype 
shows good performance to detect center failure, edge 
failure, local failure and repeating failure. This prototype 
was developed by Math Works MATLAB R13 of Linux 
platform. In the future, it can be migrated to cff codes, run 
on Windows platform, and integrated with the existing 
EDA system to aid engineers for yield enhancement. It can 
bring even more benefits if it is possible to integrate pattern 
recognition engine with MES system, especially for 
repeating failures that might cause customer’s complaints 
due to reliability issue. Mixed pattern types are not 
discussed in this paper, but do exist in industry and need to 
be considered in the future work. 
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